Abstract -We report on the performance enhancement of 250-nm gate-length H-diamond FETs through thermal treatment of devices at 400°C and the incorporation of V 2 O 5 as a surface electron acceptor layer. Encapsulation of the H-diamond surface with V 2 O 5 is found to increase the transfer doping efficiency and reduce the device access resistance. A reduction in ohmic contact resistance and channel resistance beneath the gate after thermal treatment at 400°C was found to further reduce the device ON-resistance and increase the maximum drain current and peak transconductance. These devices demonstrate the highest drain current (375 mA/mm) and transconductance (98 mS/mm), yet reported for H-diamond FETs of this gate length that incorporate an electron acceptor oxide layer.
I. INTRODUCTION

D
IAMOND possesses many unique properties that make it attractive for the production of high performance semiconductor devices [1] . A large bandgap of 5.5 eV, high thermal conductivity of up to 20 Wcm −1 K −1 and high carrier saturation velocity of 2 × 10 7 cm −1 for electrons and 0.8 × 10 7 cm −1 for holes make diamond of particular interest for the production of robust, high power and high frequency field effect transistors. Despite diamond's electronic potential, development of a mature electronic device technology has been limited by the immaturity of existing doping processes used to introduce mobile charge into its naturally insulating crystal structure. 'Transfer doping' of hydrogen-terminated diamond (H-diamond) presents a potential solution to this challenge which has allowed for the production of high performance FETs in terms of both high power [2] and high frequency operation [3] . Transfer doping of H-diamond has traditionally relied on the adventitious adsorption of airborne electron-acceptor species onto the diamond surface when exposed to atmosphere however [4] , and thus suffers from acute environmental and temperature sensitivity and associated instability [5] . Recent work by various groups has demonstrated significant advancements in the efficiency and stability of transfer-doped H-diamond by replacing the adsorbed surface atmospheric species with high electron affinity electron-acceptor oxide (EAO) materials such as MoO 3 [6] , [7] , V 2 O 5 [8] , [9] , WO 3 [9] , [10] , Nb 2 O 5 [9] and ReO 3 [10] . Though encouraging progress has recently been reported for FET devices that incorporate some of these EAO materials [11] - [13] , the challenges associated with their integration into a diamond FET architecture and associated process flow have thus far limited their full potential to enhance both device performance and stability of operation.
Furthermore, it was recently demonstrated that treatment of the H-diamond surface with a 400°C anneal prior to deposition of EAOs MoO 3 and V 2 O 5 is required to ensure stability of doping with time [5] , thus placing additional thermal constraints on the processing required to integrate these materials into real devices. Although some work has already investigated the impact of exposure of more traditional H-diamond FET devices to temperatures up to 400°C e.g. [14] , [15] , little has as-yet been reported on the impact of such high temperature processing on devices that incorporate an EAO layer. We report on a new fabrication strategy for the production of H-diamond FETs that incorporate V 2 O 5 as an EAO layer following a 400°C anneal stage. These devices demonstrate the highest drain current and transconductance yet reported for EAO-enhanced diamond FETs with a gate length of 250 nm and a substantial performance increase in comparison with their "atmospheric-doped" counterparts.
II. EXPERIMENTAL
4.5 × 4.5 mm monocrystalline (001) substrates procured from Element Six were used for this work. Substrates were cleaned in a boiling acid solution of H 2 SO 4 :HNO 3 for 1 hour then treated with hydrogen plasma at a power of 2.6 kW and substrate temperature of 650°C for 45 minutes as discussed in [16] . Roughness of the H-diamond surface was measured by AFM to be 0.5 nm RMS. The processing steps utilized for the fabrication of FETs are summarized as follows: 1) An 80 nm thick Au layer was evaporated by electron beam across the H-diamond surface. 2) Electrical isolation of devices was performed using photolithography, etching of the Au layer in the resultant unmasked regions using KI etch solution and 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 
III. RESULTS
DC characterization of the same devices was performed before and after the 400°C anneal and V 2 O 5 deposition stage. This allowed for comparison between FETs with the access regions exposed to atmosphere (henceforth referred to as "Atmos-FETs"), shown in Fig. 1a A summary of device parameters and performance metrics as extracted from DC characterisation as well as TLM and VDP test structures is provided in Table I .
Extraction of the resistance figures presented in Table I . relied on two assumptions: 1. the contact resistance values for the source and drain ohmic contacts (R c ) are equal and 2. the source-gate and gate-drain channel resistances (R ch ) Fig. 2 . Output characteristics for an Atmos-FET device (Fig. 1a) showing drain current, I d (continuous line) and gate current, I g (broken line) vs. source-drain voltage, V ds for gate voltage, V gs from −3V to +2V. are also equal due to the symmetric positioning of the gate between the ohmic contacts. The device on-resistance (R on ), which is extracted from the linear region of the device output characteristics, may therefore be expressed as:
where R chg is the channel resistance beneath the gate. The intrinsic transconductance values (g m−int ) were then extracted using the following expression [17] :
where g m−ext is the measured, extrinsic device transconductance and R c and R ch were extracted from TLM and VDP measurements.
IV. DISCUSSION
Good transistor action is realized with both the Atmos-FET and V 2 O 5 -FET devices, with low and similar gate leakage achieved for both across the inspected bias range. A substantial increase in performance is observed following the anneal and V 2 O 5 deposition however, including an increase in maximum drain current, I d−max , from 100 to 375 mA/mm, an increase in extrinsic transconductance, g m−ext , from 49 to 98 mS/mm and a reduction in on-resistance, R on , from 43.9 to 16.8 · mm. Although this is the highest drain current and transconductance yet reported for an EAO-enhanced H-diamond FET, the use of a relatively small gate length in these devices (in comparison with other reported technologies [11] - [13] ) may further contribute to this enhanced performance. The performance enhancement observed between the Atmos-FET and V 2 O 5 -FET however may in part be attributed to the higher doping efficiency and associated reduction in sheet resistance (from 7000 to 3700 / as verified by VDP measurement) in the V 2 O 5 -encapsulated access regions (R ch in Fig. 1 ). This is complemented by a reduction in ohmic contact resistance (R c ) from 9 to 3 · mm that is also observed following the 400°C anneal and deposition of V 2 O 5 . The mechanism for this reduction in contact resistance is at present not well understood and requires deeper investigation beyond the scope of this work. Further inspection of the series components of the device on-resistance, R on , (as shown in (1)), also indicate a reduction in the equivalent channel resistance beneath the gate (R chg ) following the anneal and deposition of V 2 O 5 . This is likely attributed to thermally induced modification of the Al 2 O 3 /H-diamond interface by the 400°C anneal. The shift in threshold voltage (extracted at I d = 0.1 mA/mm and V ds = −10 V) from 0.45 to 1.7 V and increase in intrinsic transconductance from 287 to 325 mS/mm (extracted utilizing equation (2)) also strongly suggest modification to the intrinsic gate contact, most likely resulting from the 400°C anneal. Although a model to describe the formation of the 2D hole channel at the H-diamond/Al 2 O 3 interface has recently been proposed for ALD-deposited Al 2 O 3 [18] , this mechanism may not apply to electron-beam evaporated Al 2 O 3 as used in this work. The role of potential residual atmospheric adsorbates between the diamond and Al 2 O 3 may also play an important role in these devices and warrants further investigation. Deeper investigation into thermal modification to the H-diamond interface with both the Au ohmic contact metal and Al 2 O 3 gate dielectric layer is therefore required to better understand and exploit these mechanisms to further enhance H-diamond FET performance. These results however demonstrate a promising new approach for the integration of EAO materials into H-diamond FET technology for enhanced device performance.
V. CONCLUSION
H-diamond FETs incorporating an Al 2 O 3 gate dielectric layer were realized and characterized before and after treatment with a 400°C thermal anneal and encapsulation with a thin film of V 2 O 5 . On-resistance of devices was reduced due to a combination of reduced access resistance attributed to the V 2 O 5 layer, and lowered ohmic contact and channel resistances most likely associated with the 400°C anneal. This led to a substantial increase in both device transconductance and maximum drain current. These results demonstrate a new strategy for the integration of EAO materials such as V 2 O 5 into H-diamond FET technology to substantially enhance performance. Further work is now required to better understand the operation of the H-diamond interfaces in these devices and their role in device operation and reliability.
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